OCR J277/01 – 1.1 System Architecture

The Fetch – Decode – Execute Cycle

Common CPU components and their function:

ALU (Arithmetic Logic Unit)
CU (Control Unit)
Cache
Registers

Von Neumann architecture:

MAR (Memory Address Register)
MDR (Memory Data Register)
Program Counter
Accumulator

Clock speed
Cache size
Number of cores